Abstract-An analog-to-digital converter is developed based on the charge-balancing principle. It consists of a switched-capacitor integrator, comparator, and digital logic circuit. Driven by the two phase clock, the integrator accumulates consecutively the incremental signal charge while extracting the quantized reference charge from the accumulated signal charge each time its output becomes positive, to keep their charge balance. The ratio between the accumulated and extracted frequencies for a given period of time then provides the digital representation of an input analog signal.
I. INTRODUCTION
T HE DUAL-SLOPE and charge-balancing or incremental converters are two typical serial analog-todigital (AID) converters [1] . Both have the same analog circuitry consisting of an integrator and a comparator, but their principles of operation are quite different; the former is based on pulsewidth modulation, while the latter is based on delta-sigma modulation [2] . The latter is very attractive to digital data transmission because its high conversion rate permits oversampling and decimating techniques for enhancing accuracy [3] - [6] .
In the instrumentation and measurement field, on the contrary, the dual-slope converter is more popular and is widely used for a digital meter [7] , [8] . This is because the control logic to extract the quantized charge packet from a conventional active-RC integrator complicates the realization of the charge-balancing converter.
A switched capacitor manipulates the charge packet. Therefore, by replacing a conventional active-RC integrator with a switched capacitor one will facilitate the control logic. Based on this idea, a new charge-balancing AID converter has been developed. Such an AID converter has also been reported independently by Robert et ale [9] , Manuscript received November 1, 1986 ; revised March 9, 1987 . H. Matsumoto and K. Watanabe are with the Research Institute of Electronics, Shizouka University, Hamamatsu 432, Japan.
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IEEE Log Number 8716854. [10] . Compared with their incremental converter, the present converter features the simpler and gain-insensitive configuration. Following this introductory section, Section II describes the circuit configuration and the principles of operation. The conversion accuracy when the AID converter is fabricated in an IC form using advanced CMOS technology is estimated in Section III. Application to capacitance measurement and signal processing of intelligent capacitive transducers are presented in Section IV to demonstrate its capabilities. The paper concludes with Section V. Fig. 1 shows the circuit diagram of the charge-balancing AID converter. It consists of three main blocks; the switched-capacitor integrator comprising the op-amp AI' two capacitors C 1 and C 2 , and analog switches, the comparator comprising the op-amp A 2 and a D flip-flop (FF), and the control logic circuit comprising gates and counters. Va is an input analog voltage, assumed positive for the time being, to be converted into an n-bit binary number with reference to the voltage V r • cP and ¢ are complementarily nonoverlapping two-phase clocks.
II. CIRCUIT DESCRIPTION A. Unipolar Conversion
The reset pulse cPR, which is generated every 2 n cycles of the two phase clock by ANDing the carry output (CO) of the modulo-2 n counter with the cP clock, discharges C 2 • CO also clears the up-counter, thereby initiating the AID conversion. The capacitor C 1 is then charged to Va through 
.0 to go negative again to resume the incremental signal charge accumulation. This process of the charge accumulation and extraction is repeated until the next reset pulse cPR initializes the operation.
Let the quantized reference charge C I V r be extracted in m times. The total reference charge extracted from C 2 is then mCI V n while the total signal charge accumulated into C 2 is 2 nC) Va' The output voltage of the integrator when one cycle of the AID conversion is completed is thus given by voltage. It is noted in (2) that the conversion is independent of the capacitance ratio C 1 I C 2 and that it generates no missing code.
B. Bipolar Conversion
The circuit diagram for bipolar conversion is shown in Fig. 3(a) . The analog circuitry is the same as that shown in Fig. 1 , but the four-phase clock whose timing diagram is shown in Fig. 3 assuming Va = -V r / 2, are also depicted in Fig. 3(b) . The output voltage V o decreases by ( C I / C 2 ) IVa I in each cPb phase since Va is negative and increases or decreases by (C I / C 2 ) V r in each cPd phase depending on the Qoutput. This process of charge accumulation and extraction is repeated for 2 n cycles of the four-phase clock, until the next reset pulse cPR initializes the A/D converter.
Let the quantized reference charge be extracted from C 2 in m counts. Then the total extracted charge is mC I V" while 'the total charge accumulated upon C 2 is 2 n C I Va + (2 n -m) C I Yr. The integrator output voltage V o at the end of conversion is thus
Therefore, m counted by the up-counter gives the digital (offset binary) representation of an input analog voltage.
The input analog voltage range is -V r~V a < Yr. It should be noted here again that the conversion process is independent of the capacitance ratio and is monotonic. This reduction is common to the incremental signal and quantized reference charges. Therefore, the finite gain A has no effect upon the conversion accuracy either. This is a salient feature of the present A/D converter made possible by incorporating the holding capacitor C 3 into the 875 integrator [11] . The integrator is also configured such that the parasitic capacitance between each node and ground has no effect upon its operation [12] . Thus, the clock feedthrough is only the error source in this converter. Let the clock feedthrough charge referred to the inverting input terminal of op-amp A 1 be Qf. Then the integrator output V~at the end of conversion is given by V~= (C I/C2 ) (2 n V a -m'V r + 2nQf/CI) (6) where m' is the content of the up-counter. If m' -m < 1, where m is the binary representation of Va given by (2) , then the conversion is accurate down to its LSB. This requires C1Vr/Qf> 2 n + l .
(7)
In an IC realization using advanced MOS technologies, the signal-to-noise charge ratio C 1 V r / Qf as high as 5 X 10 4 can be obtained by accommodating the clock feedthrough compensation scheme [13] or by using the completely differential scheme [14] or the modified two phase clock [15] . It follows therefore that an accuracy higher than 14 bits can be expected from the integrated version of the present A/D converter. The digital compensation which measures the contribution of the feedthrough charge separately to subtract it from the overall result will improve the accuracy further.
IV. ApPLICATION A straightforward application of the present A/D converter is a digital voltmeter (DVM). Actually, the DVM with O.l-percent accuracy (10-bit resolution) was realized by the prototype A/D converter built using discrete components. Besides this promising application, it can be applied to a wide range of applications which require manipulation of a charge packet. Some of them will be described in the following.
A. Capacitance Meter
The present A/D converter compares the signal charge packet C 1 Va with the reference charge packet C 1 V r to encode their ratio into a binary number. If the signal and reference charges are replaced by C, V r and C, V" respectively, then an unknown capacitance C x can be measured digitally with reference to a standard capacitor C s :
A portion of the unipolar A/D converter modified for a digital capacitance meter is shown in Fig. 4 . The circuit operation is the same as that of the unipolar conversion and the capacitance ratio is given by m stored in the upcounter. Table I shows a measured example, comparing the capacitance C OCM measured by the present digital capacitance meter with those C PTB by a commercial fourterminal-pair bridge.
1 The discrepancies €r between them IHP model 4275A multifrequency LCR meter. are almost within 1 percent, which are attributed to the clock feedthrough. Accommodating the clock feedthrough compensation and digital calibration schemes will improve the accuracy drastically. A measurement range can be expanded by incorporating the scaled reference voltage to charge an unknown capacitor.
B. Capacitive Transducer Interface
The digital capacitance meter described above is available for signal processing of a capacitive transducer. The capacitance change of the solid-state transducer, however, is usually very small compared to its offset capacitance [16] . An accurate signal processing of such transducer thus requires its offset capacitance to be cancelled. A portion of the present unipolar A/D converter modified to meet such a requirement is shown in Fig. 5 . Here, C, represents a capacitive transducer, C, is the reference capacitor with which the capacitance change of the transducer is to be compared, and C; is the compensation capacitor for cancelling the offset capacitance of the transducer. In each (fJ phase, the charge C, V r stored in C, in the preceding c/> phase is transferred, as in the digital capacitance meter, onto C 2 • At the same time, the offset charge C; V r is extracted from C 2 • Thus, the net charge
The net charge is compared with the quantized reference charge C, V r to give the n-bit digital representation m of the capacitance change: (9) This interface has been applied to the humidity transducer composed of a thin polyimide film deposited onto a For another example of the interface, the charge-balancing A/D converter has been applied to signal processing of the differential pressure transducer. The transducer, shown in Fig. 7(a) , consists of two metal chambers filled with oil and separated by a diaphragm [17] . Each chamber can be represented electrically by a capacitor. The pres-
where K is a proportional constant determined by a mechanical structure of the transducer, and C H and C L are capacitances of high and low pressure chambers, respectively. Detecting d P based on (10) is possible with the present A/D converter, but requires bipolar conversion because the numerator C L -C H may take a negative value depending on the offset capacitance of each chamber. To be compatible with the unipolar conversion and thereby to simplify the interface, (10) is modified to Fig. 7(b) shows that portion of the A/D converter which is modified to detect the differential pressure based on (11) . With m being again the content of the n-bit upcounter, the total charge accumulated onto C 2 from C L is (2 n -m) C L V n while the charge extracted from C 2 is mC H V r • From the charge balance, we can get (12) Multiplying m by 2 is accomplished by shifting the upcounter by 1 bit toward the MSB. The carry, if generated, cancels -1 term in (12) . Otherwise, subtracting 1 from the shifted result is accomplished by taking the 1's complement. Therefore, the content m of the up-counter is in itself the offset binary representation of Kll P. The digital output in hex code versus the pressure difference thus ob- tained is shown in Fig. 8 together with C H and C L measured by the aforementioned bridge. The digital results are in close agreement with those calculated using the measured capacitances.
pacitive transducers with a digital system. The circuit modifications and practical performance of such interfaces were also described to .demonstrate its capabilities. In these applications, no technique was adopted for compensating the clock feedthrough and thus the accuracy was limited to 10 bits. Incorporating the clock feedthrough cancellation or digital calibration scheme into its integrated realization will open a wider application. 
